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Abstract
We present our latest ASIC, which is used for the readout of Cadmium Telluride double-sided strip detectors (CdTe
DSDs) and high spectroscopic imaging. It is implemented in a 0.35 µm CMOS technology (X-Fab XH035), consists
of 64 readout channels and has a function that performs simultaneous AD conversion for each channel. The equiv-
alent noise charge of 54.9 e− ± 11.3 e− (rms) is measured without connecting the ASIC to any detectors. From the
spectroscopy measurements using a CdTe single-sided strip detector, the energy resolution of 1.12 keV (FWHM) is
obtained at 13.9 keV, and photons within the energy from 6.4 keV to 122.1 keV are detected. Based on the experi-
mental results, we propose a new low-noise readout architecture making use of a slew-rate limited mode at the shaper
followed by a peak detector circuit.
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1. Introduction
Imaging spectroscopy of photons from 10 keV to a
few hundreds keV has a variety of applications in as-
tronomy, medicine and industry. The wide use of this
imaging technique has driven the development of im-
agers based on CdTe detectors, since they have high ab-
sorption efficiency comparable with that of NaI and CsI,
and the predominance of photoelectric absorption up to
∼ 250 keV [1, 2, 3].
In the field of in-vivo molecular imaging, large detec-
tion area of ∼ 10 cm2 is required as well as the energy
resolution of ∼ 1 keV and spatial resolution of ∼ 100 µm
in order to image multiple radioisotopes[4]. A double-
sided strip detector is a promising solution in terms of
its small number of readout channels compared to a
pixel detector. However large capacitance at the input
of the signal processing circuit degrades the noise per-
formance. It is therefore crucial to design a low-noise
readout chip which operates under a large detector ca-
pacitance.
∗Corresponding author
Email address: tenyo.kawamura@ipmu.jp (Tenyo
Kawamura)
We present our latest ASIC named KW04H64 which
was designed for the readout of CdTe DSD having a
detection area of ∼ 32 mm × 32 mm, a strip pitch of
250 µm, and a capacitance of ∼ 10 pF for each channel.
The ASIC has been modified from our previous versions
(e.g. [5, 6]).
Section 2 describes the signal processing architec-
ture of the ASIC and its predicted performance based
on simulation results. Section 3 reports the first ASIC
measurements. In Section 3.2 and 3.3 we discuss the
measured noise performance and dynamic range of the
ASIC when not connected to a detector. In Section
3.4, we evaluate the spectroscopic performance when
the ASIC is connected to a CdTe and Silicon (Si) semi-
conductor detector, and in Section 4 we propose a new
low-noise readout architecture.
2. ASIC Description
2.1. Overview
The KW04H64 ASIC is implemented in a CMOS
0.35 µm technology (X-Fab XH035). The chip has 64
readout channels with self-trigger capability and it mea-
sures 7.12 mm × 8.03 mm. The dual power supply line
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Figure 1: Schematic of the signal processing circuit implemented in each readout channel. Typical values of resistors and capacitors are Rf = 5 GΩ,
Cf = 0.032 pF, Rpz = 50 MΩ, Cpz = 3.2 pF, R1 = R2 = 8 MΩ, C1 = 0.4 pF, C2 = 0.1 pF, R′1 = R
′
2 = 0.8 MΩ, C
′
1 = 0.4 pF, C
′
2 = 0.1 pF and
C′h = 0.8 pF. Note that the ramp signal generator and the counter used in the Wilkinson ADC are implemented in another block in the ASIC whose
outputs are provided to each channel.
Table 1: Main characteristics of the ASIC KW04H64.
Parameter Value
Fabrication process X-Fab XH035
Chip size 7.12 mm × 8.03 mm
Number of channels 64
Power rail ±1.65 V
Polarity Both
Gain 170 mV/fC
Dynamic range ∼ 6.0 fC
ENC 58.4 e
− + 12.7 e−/pF (Fast shaper)
33.0 e− + 5.2 e−/pF (Slow shaper)
Peaking time ∼ 0.5 µs (Fast shaper)∼ 2.0 µs (Slow shaper)
Power consumption 2.1 mW/channel
of ±1.65 V has been adopted to process the signal in
either polarity, which is required for DSDs. The main
characteristics of the ASIC are summarized in Table 1.
Figure 1 shows the signal processing architecture of
the ASIC. This architecture is the same as the previous
KW04D64 chip version[7], with minor modifications
concerning the circuit gain and includes additional func-
tions. It has a dual path topology after the charge sensi-
tive amplifier (CSA). As the names suggest, the “timing
branch” is dedicated to measuring time, and the “energy
branch” is dedicated to measuring energy. The timing
branch has a pole-zero cancellation (PZC), a 2nd-order
low-pass filter, and two separate comparators which
generate hit signals. The energy branch has same archi-
tecture as that of the timing branch before comparators,
followed by a sample-and-hold circuit and a Wilkinson
ADC which enables the AD conversion for all the chan-
nels to happen simultaneously. The PZC and the low-
pass filter effectively work as the CR-RC shaper, which
is called the “fast shaper” and “slow shaper” for the tim-
ing and energy branches and results from simulations
give peaking times of ∼ 0.5 µs and ∼ 2.0 µs, respec-
tively. The 5-bit and 4-bit DACs employed for the base-
line adjustment have a pair of output ports. The current
supplied from one port of the DAC is designed to be re-
covered by the other port, which avoids any interference
to adjacent circuits such as the buffer amplifier. The
sample-and-hold circuit is triggered by an external con-
trol block at a given time after a hit signal is generated.
The fast shaper signal from the timing branch can be se-
lected as an input of the Wilkinson ADC in the energy
branch. This is beneficial for the performance measure-
ment and the baseline adjustment of the fast shaper.
The signals are read out after the AD conversion at
the Wilkinson ADCs for each event. The ASIC has a
sparse readout mode as well as a full readout mode. In
the sparse readout mode, only those channels carrying
the signal data are read out in order to reduce the out-
put data size. Whether each channel carries the signal is
judged by either the state of the hit signal (HIT1 in Fig-
ure1) or the value of ADC subtracted by low frequency
common mode noise[8].
2
Figure 2: Schematic of the resistance circuit implemented in the
shaper. Connected to a current DAC, PCOMP and NCOMP can be
used to calibrate a baseline coarsely.
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Figure 3: DC performance of the resistance circuit at the slow shaper
predicted by simulations.
2.2. Details of the analog signal processing
The CSA employs a folded cascode scheme with a
PMOS input transistor having W/L = 1440 µm/1.2 µm
providing a transconductance of ∼ 3 mS with a drain
current of ∼ 160 µA. The drain current can be changed
by an externally located potentiometer. In this paper, the
feedback capacitance at the CSA is fixed at 0.032 pF, al-
though, depending on the photon energy, it can be set to
0.032 pF, 0.064 pF, 0.096 pF, and 0.128 pF. The feed-
back resistor is implemented using an NMOS. Its re-
sistance is controlled by the gate voltage VGG, which
is generated by the internally located DAC. Although it
was switched off in this paper, a leakage current com-
pensation circuit is implemented which can deal with
up to ∼ 1 nA for either polarity (see [6, 9] for details).
At the shapers, the transconductors play an impor-
tant role in the circuit performance. They are referred to
as high resistance circuits having ∼ 8 MΩ for the slow
shaper and ∼ 0.8 MΩ for the fast shaper. The resistance
circuits used in both the fast shaper and the slow shaper
are implemented using the same architecture shown in
Figure 2, where two-stage current mirror scales down
the current flowing into the passive resistor. The bias
current at the resistance circuits is controlled externally
by changing the reference current in a similar manner
to the drain current of the input PMOS at the CSA. The
reference current for the resistance circuits at the slow
shaper is a key parameter in the paper, and is referred
to hereafter as IBSLOW. Note that the two resistance
circuits at each shaper are biased in common to make
the poles degenerated, i.e., to keep track of the critical
damping condition.
The reference current determines the amount of out-
put current. The maximum output current ISR from
the resistance circuit at the slow shaper is ISR ∼
(1/1000)IBSLOW. Limiting the output current also
limits the voltage difference under which the resistance
circuit behaves as a linear resistor. The maximum volt-
age difference Vres,max is expressed as Vres,max = RresISR
where Rres is its resistance, i.e., ∼ 8 MΩ for the slow
shaper. When the voltage difference is larger than
Vres,max, the resistance circuit switches to the slew-rate
limited mode, where it can only source or sink a max-
imum amount of current given by ISR. Figure 3 shows
the DC performance of the resistance circuit at the slow
shaper predicted by simulations where the output volt-
age is fixed at 0 V, meaning the voltage difference de-
scribed in the figure represents the input voltage. It has
been implied that the slew-rate limited mode contributes
to better noise performance[10, 11].
According to simulations, the maximum signal to
be processed is expected to be ∼ 6 fC with the gain
of ∼ 170 mV/fC, while the noise performance is ex-
pected to be ENC = 58.4 e− + 12.7 e−/pF and ENC =
33.0 e− + 5.2 e−/pF for the fast shaper and the slow
shaper respectively.
3. Experimental Results
3.1. Experimental Setup
The ASIC performance was evaluated both without a
detector and with Si and CdTe detectors. In the setup
without a detector, an ASIC was placed in a QFP ce-
ramic package on a test board and test pulses generated
internally were used as the input signals. The analog
input pads of 56 readout channels are floated, while
for 8 channels each pad is connected to a pin on the
test board. Due to the difference between these two
types of configurations, 56 channels were used for the
performance evaluation. In the setup with a detector,
bare chips were connected to single-sided strip detec-
tors characterized in Tables 2 and 3, where the input
signals to ASICs have positive polarity. The interface
with a computer was established using the SpaceWire
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Table 2: Main characteristics of the CdTe detector.
Parameter Value
Manufacturer ACRORADO
Type Schottky CdTe diode
Size 4 mm × 4 mm
Thickness 1 mm
Pt side 16 strip electrodes250 µm pitch
In side 1 plain electrode
Table 3: Main characteristics of the Si detector.
Parameter Value
Manufacturer Hamamatsu Photonics
Type PN Si diode
Size 12.8 mm × 12.8 mm
Thickness 300 µm
P side 32 strip electrodes400 µm pitch
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Figure 4: Noise performance at the slow shaper with respect to IB-
SLOW. The amplitude of the test pulse is −0.93 fC. The error bars
represent one-sigma among the 56 channels.
DIO2[12] which contains a reconfigurable FPGA. The
dedicated software was written for the ASIC operation
on the computer.
3.2. Noise Performance
Figure 4 shows the noise performance with respect
to the reference current for the resistance circuit at the
slow shaper. It was measured by injecting 1000 test
pulses and then examining distributions of ADC val-
ues for 56 channels. The amplitude of the test pulses
is −0.93 fC and the hold timing with respect to the hit
timing was kept as 3.7 µs for IBSLOW ≥ 40 µA, while
for IBSLOW = 30, 20 and 10 µA it is set at 4.0, 4.5
and 5.2 µs because of the slew-rate limited mode in the
slow shaper, respectively (see Figure 6). From the fig-
ure, the noise performance is improved more sharply as
IBSLOW becomes smaller for IBSLOW . 40 µA than
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Figure 5: Noise performance at the slow shaper with respect to VGG.
The amplitude of the test pulse is −0.93 fC. The error bars represent
one-sigma among the 56 channels.
for IBSLOW & 40 µA. We conjecture that the noise re-
duction for IBSLOW . 40 µA is related to the slew-rate
limited mode of the resistance circuit.
Figure 5 shows the ENC versus the gate voltage of the
NMOS used as the feedback resistor at the CSA when
IBSLOW = 10 and 40 µA. The feedback resistance in-
creases along with an increase in the absolute value of
the VGG, which leads to better noise performance, but
at the expense of longer decay constants. In Figure 5,
the ENC settles down when the noise from the NMOS
becomes negligible compared to that from other com-
ponents. The best noise performance with the smallest
ENC = 54.9 e− ± 11.3 e− (rms) is achieved at the lowest
value of IBSLOW = 10 µA.
3.3. Dynamic Range Performance
Figure 6 shows the waveforms at the slow shaper for
various input charge under various IBSLOW. The wave-
forms extend for smaller IBSLOW. This peak distortion
is due to the behavior of the resistance circuit at the slow
shaper. For smaller IBSLOW, the resistance circuit is
apt to work in the slew-rate limited mode and can pro-
vide small current, which limits the speed of the voltage
at the output of the slow shaper. It is also observed that
negative pulses make the waveform more distorted than
that of positive pulses. This asymmetry is also caused
by the resistance circuit where the input NMOS shows a
different behavior as a response to positive and negative
inputs.
Figure 7 shows the relation between the input charge
and the ADC value representing the amplitude of the
sample-and-hold voltage from the slow shaper for var-
ious IBSLOW. The results from a typical channel are
plotted. The hold timing with respect to the hit tim-
ing was 3.7 µs for IBSLOW ≥ 40 µA and 5.2 µs for
IBSLOW = 10 µA. The gain dispersion was 3-8 % in
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Figure 6: Waveforms at the output of the slow shaper for various input
charge under various IBSLOW.
one-sigma among the 56 channels. The dynamic range
was found to be ∼ 6.5 fC at IBSLOW = 120 µA and be-
came smaller following the decrease in IBSLOW, reach-
ing ∼ 2.0 fC at IBSLOW = 10 µA. This trend can
be well explained by the behavior of the resistance cir-
cuit at the slow shaper and the sample-and-hold circuit.
Since in the sample-and-hold circuit the voltage is sam-
pled at a given time after the hit signal is issued, it is
impossible to correctly capture the peak if it moves with
the signal charge.
3.4. Spectroscopic Performance
The spectra in Figure 8 were acquired using the CdTe
detector with 241Am, 57Co and 133Ba sources, where the
detector was biased at 1000 V and cooled at−20 ◦C. The
slow shaper was selected as the input of the ADC, and
the reference current was set at IBSLOW = 40 µA. We
confirmed the detection of photons whose energy ranges
from 6.4 keV to 122.1 keV. The energy resolution at
13.9 keV (FWHM) was found to be 1.12 keV. We also
found that energy resolution becomes worse as the peak
energy increases, which we will investigate further.
Figure 9 shows the spectrum acquired using an 241Am
source, where the Si detector was biased at 80 V and
cooled at −10 ◦C. The slow shaper was selected as the
input of the ADC, and the reference current was set at
IBSLOW = 40 µA. The energy resolution was found to
be 1.2 keV at 59.5 keV.
4. New low-noise readout architecture
According to the results reported in Section 3.2 and
3.3, the slew-rate limited mode offers better noise per-
formance with some penalty in the dynamic range as
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Figure 7: The upper plot shows ADC values with the input from the
slow shaper with respect to the input charge of a channel for different
IBSLOW values. The data are fitted over the dynamic range for each
IBSLOW value. Residuals are defined as the difference of the mea-
surement divided by the saturated ADC value, and are shown in the
lower plot. The signals with negative polarity are used.
long as the sample-and-hold circuit is employed. Fig-
ure 10 shows the peaking time and the peak amplitude
with respect to the negative input charge. The peak-
ing time gets longer as the input charge increases when
the slow shaper works in the slew-rate limited mode,
while the peak voltage maintains the linearity regard-
less of the mode for the input charge up to and above
8 fC. This implies that the combination of the slew-rate
limited mode and the peak detector circuit should sat-
isfy both the noise performance and the wide dynamic
range.
On the other hand, it should be noted that there ex-
ist some reservations to employ the peak detector cir-
cuit with the slew-rate limited mode. This architecture
makes it hard to detect the common mode noise. Care
must be taken so that the AD conversion starts after the
voltage reaches its peak for the largest signal to be tar-
geted. In addition, the peaking time reflects noise per-
formance. These matters must be taken into account in
employing this architecture.
5. Summary
The KW04H64 ASIC has been designed for the read-
out of CdTe DSD allowing for high spectroscopic imag-
ing. Evaluating its performance experimentally, the low
noise performance, ENC of 54.9 e− ± 11.3 e− (rms), has
been demonstrated without any detector. From the eval-
uation of the spectroscopic performance using the CdTe
single-sided detector, the ASIC demonstrated the high
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Figure 8: Energy spectra acquired with various sources from one channel where only single hit events were extractred.
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Figure 9: Energy spectrum acquired using an 241Am source from one
channel where only single hit events were extractred. The horizontal
axis represents the value of ADC subtracted by common mode noise.
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Figure 10: Peaking time and amplitude with respect to the test pulse
negative input charge for different IBSLOW values. The peaking time
is defined as the time when the waveform reaches its minimum value.
energy resolution of 1.12 keV for the energy at 13.9 keV
and the capability of detecting photons within the en-
ergy from 6.4 keV to 122.1 keV. Investigating the cir-
cuit behavior under the slew-rate limited mode of the
slow shaper, we propose a new readout architecture in-
corporating a peak detector circuit to achieve a low
noise readout without sacrificing the dynamic range.
The confirmation of the readout architecture and the
performance evaluation of the CdTe DSD will follow.
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